Friday 17 April 2020

Tasks and Functions

Tasks: for Video Click here

A designer is frequently required to implement the same functionality at many places in a behavioral design.
The commonly used parts should be abstracted into routines and the routines must be invoked instead of repeating the code.
Most programming languages provide procedures or subroutines to accomplish this.
Verilog provides tasks and functions to break up large behavioral designs into smaller pieces.
Tasks and functions allow the designer to abstract Verilog code that is used at many places in the design.

Saturday 11 April 2020

Friday 3 April 2020

Traffic Signal Controller

Study Material [PPT]


The following specifications must be considered:
• The traffic signal for the main highway gets highest priority because cars are continuously present on the main highway. Thus, the main highway signal remains green by default.
• Occasionally, cars from the country road arrive at the traffic signal. The traffic signal for the country road must turn green only long enough to let the cars on the country road go.

As soon as there are no cars on the country road, the country road traffic signal turns yellow and then red and the traffic signal on the main highway turns green again.

• There is a sensor to detect cars waiting on the country road. The sensor sends a signal X as input to the controller. X = 1 if there are cars on the country road; otherwise, X= 0.
• There are delays on transitions from S1 to S2, from S2 to S3, and from S4 to S0. The delays must be controllable.


Find Verilog Code in the PPT.

Traffic Signal Controller

Verilog HDL Question Paper June- July 2017-18

Question Paper & Scheme June- July 2017-18